**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 826.1597/JDH

First Named Inventor or Application Identifier:

Ryuichi SUNAYAMA, et al.

Express Mail Label No.

1-678 U.S. PRO

09/53042

03/22/00

**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

**ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231**

1. ☒ Fee Transmittal Form
2. ☒ Specification, Claims & Abstract ..... [ Total Pages: 63 ]
3. ☒ Drawing(s) (35 USC 113) ..... [ Total Sheets: 18 ]
4. ☒ Oath or Declaration ..... [ Total Pages: 4 ]
- a. ☒ Newly executed (original or copy)
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed)
- i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation by Reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

**ACCOMPANYING APPLICATION PARTS**

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) [ ] Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449[X] Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. ☐ Small Entity Statement(s) [ ] Statement filed in prior application, status still proper and desired.
15. ☒ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. ☐ Other:

**17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:**[ ] Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of prior application No:         **18. CORRESPONDENCE ADDRESS**STAAS & HALSEY, LLP  
Attn: James D. Halsey, Jr.  
700 Eleventh Street, N.W., Suite 500  
Washington, DC 20001Telephone: (202) 434-1500  
Facsimile: (202) 434-1501

APPLICATION FOR  
UNITED STATES LETTERS PATENT  
SPECIFICATION

Inventor(s): Ryuichi SUNAYAMA, Masaki UKAI,  
and Aiichiro INOUE

Title of the Invention: DEVICE PREDICTING A BRANCH OF AN  
INSTRUCTION EQUIVALENT TO A SUBROUTINE  
RETURN AND A METHOD THEREOF

09533042.032200

DEVICE PREDICTING A BRANCH OF AN INSTRUCTION  
EQUIVALENT TO A SUBROUTINE RETURN AND A METHOD  
THEREOF

5      **Background of the Invention**

**Field of the Invention**

          The present invention relates to an information  
processing device having a branch predicting  
mechanism and more particularly, to a branch  
10      predicting device predicting a branch of an  
instruction equivalent to a subroutine return in an  
architecture for which a particular instruction for  
a subroutine return is not prepared.

15      **Description of the Related Art**

          For a conventional instruction processing  
device, its performance is attempted to be improved  
by sequentially starting the execution of succeeding  
instructions without waiting for the completion of  
20      the execution of one instruction by using the  
techniques such as pipeline processing, out-of-order  
processing, etc.

          In the pipeline processing, if a preceding  
instruction is an instruction which changes the  
25      execution sequence of succeeding instructions, such

09533042-032200

as a branch instruction, the instruction at a branch destination must be entered to an execution pipeline when a branch is taken. Otherwise, the execution pipeline falls into disorder, and on the contrary, the performance is degraded in the worst case.

Accordingly, attempts are made to improve the performance by arranging a branch predicting mechanism, a representative of which is a branch history (branch prediction table), and by predicting whether or not a branch is taken. If it is predicted in such a device that a branch is taken, the instruction at a branch destination is entered to an execution pipeline after a branch instruction. Therefore, the execution pipeline never falls into disorder when the branch is actually taken.

Additionally, the branch destination (return destination) of a subroutine return instruction may vary at each execution from the nature of the instruction itself. This is because the location of the subroutine call instruction being a subroutine call source differs at each execution. For such an instruction, it is known that performance can be improved by arranging a dedicated branch predicting mechanism called a return address stack.

However, the above described conventional branch

predicting mechanism has the following problems.

For some CPU (Central Processing Unit) architectures, particular instructions are not prepared beforehand as a subroutine call/return instruction pair. To improve the performance in such architectures by adopting a return address stack, the technique for dynamically extracting an instruction pair equivalent to a subroutine call/return from branch instructions to be executed, is required.

However, whether or not an instruction is a subroutine call/return instruction is statically determined at the time of decoding in a conventional information processing device. Therefore, programming different from the interpretation by hardware is undesirable. In this case, once the correspondence of a call/return pair differs from an actual one by undesirable programming, succeeding branch destinations are erroneously corresponded in succession from the nature of the return address stack. The more the number of the stages of the return address stack is, the worse the performance becomes.

Fig. 1 exemplifies a program including subroutine call/return instruction pairs used in such an architecture.

In this example, a subroutine S1 is called by an instruction "balr 14, 15" in a main routine (Call 1), and another subroutine S2 is further called by an instruction "balr 15, 13" in the subroutine S1 (Call 2). Then, control is returned to the subroutine S1 by a conditional return instruction "bcr 7, 15" (Return 2), and further returned to the main routine by an unconditional return instruction "bcr 15, 14" (Return 1).

Here, assume that the instruction processing device recognizes a particular operation code "balr" to be an instruction equivalent to a subroutine call, and an unconditional branch instruction "bcr 15, x" (x is arbitrary) including a particular operation code and operand to be an instruction equivalent to a subroutine return.

In this case, an instruction "bcr 7, 15" in the subroutine S2 is not recognized to be an instruction equivalent to a subroutine return, and is overlooked. Accordingly, a conventional return address stack recognizes Return 1 to be the return corresponding to Call 2, and a branch prediction results in a failure. Actually, the correct return corresponding to Call 2 is Return 2.

Additionally, if the instruction processing

device simply recognizes all of instructions including the operation code "bcr" to be an instruction equivalent to a subroutine return, "bcr 4, 3" being a mere conditional branch instruction in the subroutine S2 is recognized to be the return corresponding to Call 2. Therefore, the return address stack is proved to erroneously recognize a call/return pair also in this case.

As described above, in an information processing device comprising a return address stack, it is vital to recognize a correct subroutine call/return instruction pair when instructions are executed.

#### Summary of the Invention

An object of the present invention is to provide a branch predicting device which correctly recognizes an instruction equivalent to a subroutine return in an information processing device for which a particular instruction for the subroutine return is not prepared, and a method thereof.

In a first aspect of the present invention, a branch predicting device comprises a storing circuit, a comparing circuit, and an identifying circuit.

The storing circuit stores information specifying a return address of a subroutine when an

09533042-032200

5  
10

15

20

25



instruction equivalent to a subroutine return and the information specifying the return address, which is stored in the top entry of the stack circuit, when the instruction which can possibly be the instruction equivalent to the subroutine return is detected, and outputs the result of the comparison. The identifying circuit identifies the instruction equivalent to the subroutine return, which corresponds to the above described instruction equivalent to the subroutine call based on the result of the comparison.

In a third aspect of the present invention, a branch predicting device comprises a return address stack circuit, a comparing circuit, and an identifying circuit.

The return address stack circuit stores the return address of a subroutine when an instruction equivalent to a subroutine call is detected. The comparing circuit makes a comparison between a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the return address stored in the return address stack circuit, and outputs the result of the comparison. The identifying circuit identifies the instruction equivalent to the subroutine return, which corresponds to the above described instruction

equivalent to the subroutine call.

### Brief Description of the Drawings

Fig. 1 is a schematic diagram showing a  
5 subroutine call/return instruction pair;

Fig. 2A is a block diagram showing the principle  
of a branch predicting device according to the  
present invention;

Fig. 2B shows an instruction code;

10 Fig. 3 is a block diagram showing the  
configuration of an instruction processing device;

Fig. 4 is a schematic diagram showing the  
correspondence between a link stack and a return  
address stack;

15 Fig. 5 is a schematic diagram showing the  
signals used by the instruction processing device;

Fig. 6 shows a first determining circuit;

Fig. 7 shows a registering circuit;

Fig. 8 shows a selecting circuit;

20 Fig. 9 shows a first identifying circuit;

Fig. 10 shows a second identifying circuit;

Fig. 11 shows a second determining circuit;

Fig. 12 shows a controlling circuit;

Fig. 13 shows a latch circuit;

25 Fig. 14 shows an invalidating circuit;

09533042, 032200

Fig. 15 shows a flag generating circuit;

Fig. 16 shows an entry registered to a branch history; and

Fig. 17 shows a third determining circuit.

5

#### Description of the Preferred Embodiments

Preferred embodiments according to the present invention are hereinafter described in detail by referring to the drawings.

10 Fig. 2A is a block diagram showing the principle of a branch predicting device according to the present invention. In a first aspect of the present invention, the branch predicting device comprises a storing circuit 1, a comparing circuit 2, and an  
15 identifying circuit 3.

The storing circuit 1 stores information specifying a return address of a subroutine when an instruction equivalent to a subroutine call is detected. The comparing circuit 2 makes a comparison  
20 between information specifying a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the information specifying the return address, which is stored in the storing circuit 1, and outputs the  
25 result of the comparison, when the instruction which

0533042.032200

can possibly be the instruction equivalent to the subroutine return is detected. The identifying circuit 3 identifies the instruction equivalent to the subroutine return, which corresponds to the above described instruction equivalent to the subroutine call, based on the result of the comparison.

If an executed instruction (or an instruction to be executed) is an instruction which performs an operation equivalent to a subroutine call, the return address specified by that instruction or the information about the register storing the return address, etc. is stored in the storing circuit 1 as the information specifying the return address.

If an executed instruction (or an instruction to be executed) can possibly be an instruction which performs an operation equivalent to a subroutine return, the branch destination address specified by that instruction or the information about the register storing a branch destination address, etc. is selected as the information specifying the branch destination address. Then, the comparison between the selected information and the information specifying the return address is made by the comparing circuit 2.

If the information specifying the branch

09533042.03220

09533042.032200

destination address and the information specifying the return address match, the identifying circuit 3 identifies the latter instruction as an instruction equivalent to a subroutine return, which corresponds to the former. If they mismatch, the identifying circuit 3 identifies the latter instruction not as an instruction equivalent to a subroutine return, which corresponds to the former.

By using the information specifying a return address of a subroutine as described above, a correct instruction pair equivalent to a subroutine call/return can be dynamically extracted. Accordingly, the correspondence of a call/return pair can be correctly recognized, thereby preventing the correspondence from being improperly made.

In a second aspect of the present invention, the branch predicting device comprises a stack circuit 4, a push circuit 5, a comparing circuit 2, and an identifying circuit 3.

The stack circuit 4 stores information specifying a return address of a subroutine. The push circuit 5 pushes the information specifying the return address onto the stack circuit 4 when an instruction equivalent to a subroutine call is detected.

0533042-03200

The comparing circuit 2 makes a comparison between information specifying a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the information specifying the return address, which is stored in the top entry of the stack circuit 4, and outputs the result of the comparison, when the instruction which can possibly be the instruction equivalent to the subroutine return is detected. The identifying circuit 3 identifies the instruction equivalent to the subroutine return, which corresponds to the above described instruction equivalent to the subroutine call based on the result of the comparison.

When the instruction which performs an operation equivalent to the subroutine call is detected, the push circuit 5 pushes the information specifying the return address onto the stack circuit 4. When an instruction which can possibly be an instruction which performs an operation equivalent to the subroutine return is detected, the comparing circuit 2 makes a comparison between the information specifying the branch destination address of that instruction and the information specifying the return address, which is pushed onto the stack circuit 4.



When the instruction which performs an operation equivalent to a subroutine call is detected, the return address specified by that instruction is pushed onto the return address stack circuit 6. Next, when the instruction which can possibly be an instruction which performs an operation equivalent to a subroutine return is detected, the comparing circuit 2 makes a comparison between the branch destination address of that instruction and the return address pushed onto the stack circuit 4.

If the branch destination address and the return address match, the identifying circuit 3 identifies the latter instruction as an instruction equivalent to a subroutine return, which corresponds to the former. If they mismatch, the identifying circuit 3



identifies the latter instruction not as the instruction equivalent to the subroutine return, which corresponds to the former.

By directly making a comparison between the  
5 return address pushed onto the return address stack circuit 6 and the branch destination address of an instruction as described above, the correspondence of a call/return pair can be correctly recognized in a similar manner as in the branch predicting device in  
10 the first aspect, thereby preventing the correspondence from being improperly made.

For example, the storing circuit 1 and the stack circuit 4, which are shown in Fig. 2A, correspond to a link stack 33 and a return address stack 35, which  
15 are shown in Fig. 3 and will be described later. Additionally, for instance, the comparing circuit 2 and the identifying circuit 3, which are shown in Fig. 2A, correspond to an EXNOR circuit 101, an OR circuit 102, and an AND circuit 103, which are shown  
20 in Fig. 11 and will be described later, or a comparing circuit 151 and an AND circuit 152, which are shown in Fig. 17 and will be described later. Furthermore, the push circuit 5 shown in Fig. 2A corresponds to a controlling circuit which is shown  
25 in Fig. 12 and will be described later, and the

return address stack circuit 6 shown in Fig. 2A corresponds to the return address stack 35 shown in Fig. 3.

5 In an instruction processing device, a link register storing a return address is specified by an instruction equivalent to a subroutine call, and a branch by an instruction equivalent to a subroutine return is taken with the specified link register.

10 The instruction equivalent to a subroutine call or return includes, for example, an operation (OP) code 11, a first operand 12, and a second operand 13 as shown in Fig. 2B. In the instruction equivalent to a subroutine call, the first operand 12 represents the number of a link register. In the instruction  
15 equivalent to a subroutine return, the second operand 13 represents the number of the register storing a branch destination address.

In this preferred embodiment, a link stack registering the number of the link register specified  
20 at the time of a subroutine call is arranged. When a branch instruction that uses the address within the register having the number registered to the link stack as a branch destination address appears, this branch instruction is recognized to be an instruction  
25 equivalent to a subroutine return.

With such a control, instructions equivalent to subroutine call and return can be corresponded by using the number of a link register as link information, so that it becomes possible to dynamically extract an instruction pair equivalent to a subroutine call/return. Accordingly, the correspondence of the call/return pair can be correctly recognized, and the correspondence can be prevented from being improperly made, whereby the accuracy of a branch prediction by the return address stack can be improved.

For instance, in the example shown in Fig. 1, a correct call/return pair can be recognized by making the comparison between the number of the link register, which is included in a call instruction, and the number of the branch destination address register, which is included in a return instruction, which leads also to a successful branch prediction.

The first operand of the instruction "balr 14, 15" in Call 1 represents that the number of the link register is "14", while the second operand of the instruction "bcr 15, 14" in Return 1 represents that the number of the branch destination address register is "14". Accordingly, the latter instruction is recognized to be an instruction equivalent to a

return, which corresponds to Call 1.

Furthermore, the first operand of the instruction "balr 15, 13" in Call 2 represents that the number of the link register is "15", while the second operand of the instruction "bcr 7, 15" in Return 2 represents that the number of the branch destination address register is "15". Accordingly, the latter instruction is recognized to be an instruction equivalent to a return, which corresponds to Call 2.

Next, the operations of the information processing device in this preferred embodiment will be explained in detail by using an example of an architecture for which a particular subroutine call/return instruction pair is not prepared. Such an architecture is stipulated, for example, by P00 (Principles Of Operation) of ESA (Enterprise Systems Architecture)/390.

As an instruction available as a subroutine call, an instruction which can store in a register the return address (link address) used by an instruction equivalent to a subroutine return is considered. Examples of such an instruction include bal, balr, bas, basr, bassm, etc.

Additionally, an instruction available as a

09533042-032200

subroutine return, almost all of general branch instructions can be cited. Above all, a branch instruction specifying a branch destination address with one register, that is, an RR form instruction is apt to be used. Examples of the RR form instruction include bcr, bsm, etc. As a matter of course, these instructions are also used as a normal unconditional or conditional branch instruction.

Furthermore, there is a possibility that an instruction which can possibly cause an improper correspondence of a subroutine call/return pair exists in such an architecture, although its appearance frequency is low. As such an instruction, by way of example, an RX form instruction such as lpsw, bc, etc. can be cited. Also in some interrupt events, a subroutine call/return pair may be improperly corresponded in some cases.

The branch instruction in an RX form, the representative of which is bc, does not always specify the return address only with one register, and particularly, specifies a displacement in some cases. Besides, a return address may sometimes be changed by a process rewriting the value of the link register, etc.

If such an instruction is used as a subroutine

return, the return address that is registered to the return address stack at the time of a call is not correct. Therefore, it is desirable not to reference the return address stack at the time of a return.

- 5 Alternatively, a correct return address can possibly be obtained by referencing the predicted branch destination registered to a branch history, similar to a normal branch instruction.

Furthermore, lpsw does not directly specify a  
10 branch destination address with a register, and uses the data sequence in a memory, which is indicated by an operand, as a branch destination address. When such an instruction sequence appears, the correspondence of a call/return pair may not be  
15 maintained properly. Or, also when an interrupt occurs, a call/return pair can possibly make an improper correspondence depending on the type of the interrupt in a similar manner.

Accordingly, some mechanism must be embedded  
20 into a return address stack. As one way of embedding a mechanism, it is considered to erase all of the entries of a return address stack and a link stack when such instructions are executed or when such an interrupt occurs. With such a control, the  
25 correspondence of the return address stack can be

prevented from being improperly made, whereby the performance degradation due to daisy-chained improper correspondences of subsequent prediction results, which are triggered by an initial occurrence, never takes place.

Furthermore, although fundamental branch instructions are implemented by hardwired, some branch instructions are sometimes controlled by microcode. This is because these instructions accompany other complicated operations. Such complicated branch instructions do not have an advantage of being registered to a branch history, since few benefits can be obtained despite the complexity of circuitry. For this reason, also a return address stack does not run.

As described above, however, if such complicated instructions can possibly be an instruction equivalent to a subroutine call or return, the return address stack is improperly corresponded on the condition that no measures are taken to these instructions, which leads to a degradation of performance.

Therefore, control is performed so that an instruction equivalent to a subroutine return is not recognized to be an instruction equivalent to a

09533042.032200

return in a branch history or a return address stack, when the instruction equivalent to the subroutine return, which is considered to correspond to a branch instruction equivalent to a subroutine call and unregistered to the branch history, is detected after the branch instruction is executed.

In addition, a particular register is used as a link register very frequently in some cases, for example, in the case where a particular register is recommended to be used as a link register by a programming guide, etc. In such a system, it is assumed that the instruction using the particular register is always recognized to be an instruction equivalent to a subroutine call or return. In this way, the entries of a link stack can be efficiently used, whereby a great effect can be obtained even with a small-scale link stack.

Furthermore, if "0" is specified as the register number of a branch destination address in a branch instruction, the branch is not taken. In such an architecture, it is impossible to determine a corresponding instruction equivalent to a subroutine return by using the register number "0" as link information. Accordingly, if "0" is specified as the number of the link register in the instruction



equivalent to a subroutine call, this instruction is not recognized to be an instruction equivalent to a subroutine call.

Fig. 3 is a block diagram showing the configuration of an instruction processing device in this preferred embodiment. The instruction processing device shown in Fig. 3 comprises an instruction fetching circuit 21, a branch predicting mechanism 22, a decoder 23, a branch destination address generating circuit 24, a branch instruction execution processing circuit 25, and an instruction execution completion processing circuit 26. This device executes instructions with an out-of-order method. In the instruction processing device adopting the out-of-order method, succeeding instruction sequences are sequentially entered to a plurality of pipelines without waiting for the completion of the execution of one instruction in order to improve its performance.

The instruction fetching circuit 21 and the branch predicting mechanism 22 corresponds to the circuit of an instruction fetch pipeline. The branch predicting mechanism 22 comprises a predicting circuit 31, a comparing circuit 32, and a link stack 33. The predicting circuit 31 comprises a branch

00533042-032200

history 34, and a return address stack 35.

The decoder 23, the branch destination address generating circuit 24, the branch instruction execution processing circuit 25, and the instruction execution completion processing circuit 26 correspond to the circuit of an instruction execution pipeline. The branch instruction execution processing circuit 25 comprises a plurality of RSBRs (Reservation Stations for BRanch) 36.

The instruction fetch pipeline has an instruction address issuance cycle (IA), a table cycle (IT), a buffer cycle (IB), and a result cycle (IR). The instruction execution pipeline has a decode cycle (D), an address calculation cycle (A), an execution cycle (X), an update cycle (U), and a write cycle (W).

The RSBR 36 is a stack waiting for the process intended for controlling a branch instruction. The branch instruction execution processing circuit 25 can select an entry which can be processed in the stack, and can execute a branch instruction whenever necessary in an order different from that instructed by a program.

Among the branch instructions handled by the RSBR 36, bal, balr (except for balr 1, 14), bras,

bas, and basr are handled as an instruction equivalent to a subroutine call, while bcr, bsm, and balr 1, 14 are handled as an instruction equivalent to a subroutine return. Although bassm is an instruction equivalent to a subroutine call, it is a complicated instruction which is not handled by the RSBR 36.

If a branch is proved to occur as a result of the execution of a branch instruction by the branch instruction execution processing circuit 25, the instruction address at the branch destination and the address of the branch instruction itself are registered to the branch history 34 as a pair. The instruction fetching circuit 21 searches the branch history 34 prior to the fetch of the next instruction and predicts a branch destination, at the time of fetching a branch instruction.

When the decoder 23 detects an instruction equivalent to a subroutine call, the number of the link register, which is represented by the operand of that instruction, is pushed onto the link stack 33, and the instruction address at a corresponding return destination is pushed onto the return address stack 35.

When the decoder 23 detects an instruction which

00533042.032200

can possibly be an instruction equivalent to a subroutine return, the comparing circuit 32 makes a comparison between the register number registered to the top entry of the link stack 33, and the number of the branch destination address register, which is represented by the operand of the detected instruction. If these two register numbers match, the comparing circuit 32 determines that the detected instruction is an instruction which performs an operation equivalent to a subroutine return, and outputs the result of the comparison to the predicting circuit 31.

At this time, the register number is popped from the link stack 33, and the corresponding instruction address is popped from the return address stack 35. The popped instruction address is passed to the instruction fetch circuit 21 as a predicted branch destination.

The entries of the link stack 33 correspond to those of the return address stack 35 one by one as shown in Fig. 4. These two stacks perform push and pop operations at the same time. Here, a 4-bit register number  $\langle 0:3 \rangle$  is stored in the entry of the link stack 33, while a 32-bit branch destination address  $\langle 0:31 \rangle$  is stored in the entry of the return

address stack 35. These stacks are normally arranged as n-stage stacks composed of "n" ( $n \geq 1$ ) entries.

Fig. 5 shows the signals used in the instruction processing device shown in Fig. 3. The decoder 23  
 5 outputs signals +D\_BALR, +D\_BAL, +D\_BRAS, +D\_BAS, +D\_BASR, +D\_BALR\_1E, +D\_BCR, +D\_BSM, +D\_BASSM, and +D\_OPC<8:15> to the branch instruction execution processing circuit 25.

The signals +D\_BALR, +D\_BAL, +D\_BRAS, +D\_BAS,  
 10 +D\_BASR, +D\_BALR\_1E, +D\_BCR, +D\_BSM, and +D\_BASSM respectively become a logic "1" when balr, bal, bras, bas, basr, balr 1, 14, bcr, and bassm are detected. The signal +D\_OPC<8:15> represents the data of the bits of a machine language instruction.

15 The branch instruction execution processing circuit 25 outputs signals +BRHIS\_UPDATE\_SUBROUTINE\_CALL, +BRHIS\_UPDATE\_SUBROUTINE\_RTN, +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3>, +BRHIS\_UPDATE\_BSM, and +D\_BASSM to the branch predicting mechanism 22.

The signal +BRHIS\_UPDATE\_SUBROUTINE\_CALL becomes a logic "1" when an instruction is determined to be an instruction equivalent to a subroutine call. The signal +BRHIS\_UPDATE\_SUBROUTINE\_RTN becomes a logic  
 25 "1" when an instruction is determined to be an

instruction which can possibly be an instruction equivalent to a subroutine return. The signal +BRHIS\_UPDATE\_CALL\_REG<0:3> represents the number of the register specified by an instruction operand.

- 5 The signal +BRHIS\_UPDATE\_BSM becomes a logic "1" upon completion of the execution of the bsm instruction.

Next, the configuration and the operations of the instruction processing device shown in Fig. 3 are explained in detail by referring to Figs. 6 to 17.

- 10 When an instruction is decoded by the decoder 23, the signals shown in Fig. 5 are input to the RSBR 36, and an instruction equivalent to a subroutine call and an instruction which can possibly be an instruction equivalent to a subroutine return are determined. For the instruction which can possibly be  
15 the instruction equivalent to the subroutine return among them, a more strict correspondence with a subroutine return is identified by the circuit of the link stack 33, which will be described later.

- 20 Fig. 6 shows a determining circuit within the RSBR 36. In this figure, an input signal -D\_BALR\_1E represents the negation of the signal +D\_BALR\_1E shown in Fig. 5, and becomes a logic "0" when the instruction "balr 1, 14" is decoded. An AND circuit  
25 41 outputs the logical product of the input signals

+D\_BALR and -D\_BALR\_1E to an OR circuit 42. Accordingly, an instruction balr other than "balr 1, 14" are decoded, the output of the AND circuit 41 becomes a logic "1".

5           The OR circuit 42 outputs the logical sum of the output signal from the AND circuit 41 and the input signals +D\_BAL, +D\_BRAS, +D\_BASR, and +D\_BAS as a signal +D\_SUBROUTINE\_CALL. This signal +D\_SUBROUTINE\_CALL is used as a flag which becomes a  
10       logic "1" if a decoded instruction is an instruction equivalent to a subroutine call.

          Additionally, an OR circuit 43 outputs the logical sum of the input signals +D\_BALR\_1E, +D\_BCR, and +D\_BSM as a signal +D\_SUBROUTINE\_RETURN. This  
15       signal +D\_SUBROUTINE\_RETURN is used as a flag which becomes a logic "1" if a decoded instruction is an instruction which can possibly be an instruction equivalent to a subroutine return.

          If a decoded instruction is a branch  
20       instruction, the decoding result is normally registered to the RSBR 36. At this time, the flag representing the result of the determination of a subroutine call/return, and the information of a link register or a branch destination address register, etc. are registered to the RSBR 36.  
25

With the architecture of ESA/390 P00, the number of the link register is specified in the bits <8:11> of an instruction (machine language instruction) which can possibly be an instruction equivalent to a subroutine call, and the number of the branch address register is specified in the bits <12:15> of an instruction (machine language instruction) which can possibly be an instruction equivalent to a subroutine return. Accordingly, the data of the bits <8:15> is registered as the information of these registers.

Fig. 7 shows a registering circuit within the RSBR 36. In this figure, an input signal +RSBR\_VALID becomes a logic "1" while the corresponding RSBR 36 is valid. A latch circuit 51 latches the value of the input signal +D\_OPC<8:15>, and outputs the latched value as a signal +RSBR\_OPC<8:15>.

A latch circuit 52 latches the value of the flags +D\_SUBROUTINE\_CALL and +D\_SUBROUTINE\_RETURN, which are generated by the determining circuit shown in Fig. 6, and outputs the latched values respectively as signals +RSBR\_SUBROUTINE\_CALL and +RSBR\_SUBROUTINE\_RETURN.

When the signal +RSBR\_VALID becomes a logic "1", the registration of the information is terminated. The information registered to the latch circuits 51





+RSBR\_OPC<12:15> from the registering circuit shown in Fig. 7 to the OR circuit 63. Accordingly, the number of the branch destination address register is output from the AND circuit 62 when the flag  
 5 +RSBR\_SUBROUTINE\_RETURN is set.

Then, the OR circuit 63 outputs the logical sum of the output signals from the AND circuits 61 and 62 as a signal +RSBR\_CALL\_RETURN\_REG<0:3>. Here, since the flags +RSBR\_SUBROUTINE\_CALL and  
 10 +RSBR\_SUBROUTINE\_RETURN are never set at the same time, the OR circuit 63 selectively outputs the output signals from the AND circuits 61 and 62.

The signals +RSBR\_SUBROUTINE\_CALL, +RSBR\_SUBROUTINE\_RETURN, and  
 15 +RSBR\_CALL\_RETURN\_REG<0:3> are output to the branch predicting mechanism 22 respectively as the signals BRHIS\_UPDATE\_SUBROUTINE\_CALL, BRHIS\_UPDATE\_SUBROUTINE\_RTN, and +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3>, which are shown in  
 20 Fig. 5.

In the meantime, as described above, a branch is not taken if "0" is specified as the number of the branch destination address register in branch instructions (including an instruction equivalent to  
 25 a subroutine return). Inversely, if "0" is specified

as the number of the link register even in an instruction determined to be an instruction equivalent to a subroutine call when being decoded, it is desirable not to identify this instruction as an instruction equivalent to a subroutine call.

Therefore, a control signal which becomes valid only if a transmitted register number is not "0" is generated by arranging an identifying circuit shown in Fig. 9 within the branch predicting mechanism 22. In Fig. 9, a NAND circuit 71 obtains the logical product of the negation of the four bits of the signal +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3>, and outputs the negation of the logical product as a signal +SBRTN\_LINK\_REG\_VAL.

Accordingly, this output signal becomes a logic "1" only if the register number represented by the signal +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3> is not "0", which represents that the link register is valid. Control of the link stack 33 with this signal will be described later.

Even if a particular number other than "0" is used as the number of the branch destination address register, which represents a branch instruction by which a branch is not taken, a similar control signal is generated with a circuit similar to that shown in

Fig. 9.

Furthermore, since the bassm instruction available as a subroutine call is implemented not by hardwired but by a microcode, this is not registered to the branch history 34 and its information is not transmitted when the branch history information is updated. Alternatively, the signal +D\_BASSM which is shown in Fig. 5 and generated at the time of decoding is transmitted to the branch predicting mechanism 22.

Therefore, control for the bassm instruction is performed by arranging an identifying circuit shown in Fig. 10 in the branch predicting mechanism 22. Here, the return instruction corresponding to the bassm instruction is assumed to be only bsm.

In Fig. 10, an AND circuit 81 outputs the logical product of the output of a latch circuit 83 and that of a NAND circuit 84 to an OR circuit 82. The OR circuit 82 outputs the logical sum of the input signal +D\_BASSM and the output signal of the AND circuit 81 to the latch circuit 83. The latch circuit 83 substantially performs the operations of a set/reset flip-flop, latches the output signal of the OR circuit 82, and outputs the latched signal to the NAND circuit 84.

The NAND circuit 84 outputs the negation of the

logical product of the signal +BRHIS\_UPDATE\_BSM shown in Fig. 5, the control signal +SBRTN\_LINK\_REG\_VAL shown in Fig. 9, and the output signal of the latch circuit 83 as a signal -SBRTN\_BASSM\_BSM\_RTN\_VALID.

- 5 This signal -SBRTN\_BASSM\_BSM\_RTN\_VALID represents that the executed bsm instruction is the return instruction corresponding to the above described bassm instruction if it is a logic "0".

10 With such an identifying circuit, if a bassm instruction to be branched is executed, the signal +D\_BASSM becomes a logic "1" and also the output of the latch circuit 83 becomes a logic "1". When the signal +BRHIS\_UPDATE\_BSM becomes a logic "1" upon completion of the execution of the bsm instruction  
15 while the output of the latch circuit 83 and the signal +SBRTN\_LINK\_REG\_VAL shown in Fig. 9 are a logic "1", the executed bsm instruction is identified as the return instruction corresponding to the above described bassm instruction.

20 Because the signal -SBRTN\_BASSM\_BSM\_RTN\_VALID becomes a logic "0" at this time, also the output of the AND circuit 81 becomes a logic "0". Since also the signal +D\_BASSM is a logic "0", the output of the latch circuit 83 also becomes a logic "0".

25 As described above, the output signal of the

latch circuit 83 is used as a predetermined flag which represents that the bassm and the bsm instructions are detected. This flag is set when a bassm instruction to be branched is detected, and is reset when the corresponding bsm instruction is detected.

Furthermore, also a signal +SBRTN\_BASSM\_BSM\_RTN\_VALID not shown is generated simultaneously with the signal -SBRTN\_BASSM\_BSM\_RTN\_VALID. This signal +SBRTN\_BASSM\_BSM\_RTN\_VALID corresponds to the negation of the signal -SBRTN\_BASSM\_BSM\_RTN\_VALID, and represents that an executed bsm instruction is the return instruction corresponding to the above described bassm instruction if it is a logic "1".

Thus identified bsm instruction corresponding to the bassm instruction is no longer recognized to be an instruction equivalent to a return in the branch history 34 or on the return address stack 35. This is because the bassm instruction itself is not registered as an instruction equivalent to a call.

The branch predicting mechanism 22 determines instructions equivalent to subroutine call/return with the signals transmitted from the branch instruction execution processing circuit 25 and the

particular control signals generated by the identifying circuits shown in Figs. 9 and 10.

Fig. 11 shows a determining circuit within the branch predicting mechanism 22. In this figure, an  
 5 input signal -BRHIS\_UPDATE\_SUBROUTINE\_RTN corresponds to the negation of the signal +BRHIS\_UPDATE\_SUBROUTINE\_RTN shown in Fig. 5.

An input signal +RTN\_LINK\_REG\_STK0<0:3> represents the register number stored in the top  
 10 entry of the link stack 33. An input signal +SBRTN\_LINK\_REG\_EQ\_E becomes a logic "1" if the signal +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3> shown in Fig. 5 represents the register number "14", and becomes a logic "0" if the signal  
 15 +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3> represents the other numbers.

An AND circuit 91 outputs to an AND circuit 92 the logical product of the signal +BRHIS\_UPDATE\_SUBROUTINE\_CALL shown in Fig. 5, and  
 20 the signal +SBRTN\_LINK\_REG\_VAL shown in Fig. 9. The AND circuit 92 outputs the logical product of the output signal of the AND circuit 91 and the signal -BRHIS\_UPDATE\_SUBROUTINE\_RTN as a signal +BR\_COMP\_SUBROUTINE\_CALL.

25 This signal +BR\_COMP\_SUBROUTINE\_CALL is used as

002220.24022560

09533042-032200

a flag which represents an instruction equivalent to a subroutine call (a subroutine call flag) in the branch predicting mechanism 22. If this flag is a logic "1", the instruction executed by the branch instruction execution processing circuit 25 is determined to be an instruction equivalent to a subroutine call. If the executed instruction specifies the register having the number "0" as a link register, this flag becomes a logic "0" and the instruction is determined not to be an instruction equivalent to a subroutine call.

An EXNOR circuit 101 makes a comparison between the signal +BRHIS\_UPDATE\_CALL\_RTN\_REG<0:3> shown in Fig. 5 and the signal +RTN\_LINK\_REG\_STK0<0:3>, and outputs the negation of the exclusive logical sum of the two signals. An OR circuit 102 outputs the logical sum of the output signal of the EXNOR circuit 101 and the signal +SBRTN\_LINK\_REG\_EQ\_E.

Then, an AND circuit 103 outputs the logical product of the signal +BRHIS\_UPDATE\_SUBROUTINE\_RTN shown in Fig. 5, the signal +SBRTN\_LINK\_REG\_VAL shown in Fig. 9, the signal -SBRTN\_BASSM\_BSM\_RTN\_VALID shown in Fig. 10, and the output signal of the OR circuit 102 as a signal +BR\_COMP\_SUBROUTINE\_RTN.

This signal +BR\_COMP\_SUBROUTINE\_RTN is used as



09533042-032200

a flag which represents an instruction equivalent to a subroutine return (a subroutine return flag) in the branch predicting mechanism 22. If this flag is a logic "1", the instruction executed by the branch instruction execution processing circuit 25 is determined to be an instruction equivalent to a subroutine return. This determination operation is performed before the corresponding branch history information is registered to the branch history 34 or the return address stack 35.

The subroutine return determining circuit composed of the EXNOR circuit 101, the OR circuit 102, and the AND circuit 103 corresponds to the comparing circuit 32 shown in Fig. 3. With this determining circuit, the number of the branch destination address register in the executed instruction which can possibly be an instruction equivalent to a subroutine return is compared with the top entry of the link stack 33. If they match, the executed instruction is determined to be an instruction equivalent to a subroutine return.

Note that, however, the bsm instruction corresponding to the bassm instruction is not handled as an instruction equivalent to a return in the branch predicting mechanism 22 as described above.

Therefore, the output of the AND circuit 103 is suppressed by the signal -SBRTN\_BASSM\_BSM\_RTN\_VALID.

Furthermore, the register having the number "14" is customarily used as a branch destination address register in a subroutine return in many cases. Therefore, if this register is used as the branch destination address register, an executed instruction is determined to be an instruction equivalent to a subroutine return with the signal +SBRTN\_LINK\_REQ\_EQ\_E regardless of the result of the comparison made by the EXNOR circuit 101.

Also if a particular number other than "14" is used as the number of the branch destination address register, which represents an instruction equivalent to a subroutine return, similar control is performed by a circuit similar to that shown in Fig. 11.

The link stack 33 performs push and pop operations by the control circuit shown in Fig. 12 with thus generated subroutine call and return flags. Here, it is assumed that the link stack 33 is composed of two entries, and the input signals +RTN\_LINK\_REG\_STK0<0:3> and +RTN\_LINK\_REG\_STK1<0:3> respectively represent the register numbers stored in the first entry (top entry 0) and the second entry (entry 1).

An input signal -SBRTN\_LINK\_REG\_EQ\_E corresponds to the negation of the signal +SBRTN\_LINK\_REQ\_EQ\_E shown in Fig. 11. An input signal +BRHIS\_UPDATE\_TAKEN becomes a logic "1" when a branch by a branch instruction is taken and branch history information is updated.

First of all, an AND circuit 111 outputs the logical product of the above described two signals. An AND circuit 112 outputs the logical product of the flag +BR\_COMP\_SUBROUTINE\_CALL shown in Fig. 11 and the output signal of the AND circuit 111 as an operation signal +PUSH\_RTN\_STACK\_LINK\_REG. This signal is used to instruct the push operations of the link stack 33 and the return address stack 35, and becomes a logic "1" when an instruction equivalent to a subroutine call is executed and the branch history information is updated.

An AND circuit 113 outputs the logical product of the flag +BR\_COMP\_SUBROUTINE\_RTN shown in Fig. 11 and the output signal of the AND circuit 111 as an operation signal +POP\_RTN\_STACK\_LINK\_REG. This signal is used to instruct the pop operations of the link stack 33 and the return address stack 35, and becomes a logic "1" when an instruction equivalent to a subroutine return is executed and the branch history

09533042-032200

information is updated.

Here, suppose that the instruction equivalent to a subroutine call, which specifies "14" as the number of the link register, and the instruction equivalent to a subroutine return, which specifies "14" as the number of the branch destination address register always make a call/return instruction pair. In this case, the correspondence between the call and the return instructions can be extracted without using the link stack 33.

Therefore, the push and the pop operation signals are suppressed by using the signal - SBRTN\_LINK\_REQ\_EQ\_E in order not to operate the link stack 33 in such a case. As a result, the entries of the link stack 33 can be prevented from being wasted, thereby realizing efficient operations even with a fewer number of stages.

Then, an AND circuit 114 outputs the logical product of the signal +BRHS\_UPDATE\_CALL\_RTN\_REG<0:3> shown in Fig. 5, and an operation signal +PUSH\_RTN\_STACK\_LINK\_REG. An AND circuit 115 outputs the logical product of the signal +RTN\_LINK\_REG\_STK1<0:3> and an operation signal +POP\_RTN\_STACK\_LINK\_REG.

An OR circuit 116 outputs the logical sum of the

output signals of the AND circuits 114 and 115 as a signal +SET\_RTN\_LINK\_REG\_STK0<0:3>. This signal represents the register number set in the top entry of the link stack 33.

5           Here, the operation signals +PUSH\_RTN\_STACK\_LINK\_REG and +POP\_RTN\_STACK\_LINK\_REG never become a logic "1" at the same time. Therefore, the OR circuit 116 selectively outputs the output signals of the AND circuits 114 and 115. Accordingly,  
10       with the push operation, the number of the link register, which is specified by an instruction equivalent to a subroutine call, is set. In the meantime, with the pop operation, the register number stored in the second entry of the link stack 33 is  
15       set.

Besides, an AND circuit 117 outputs the logical product of the signal +RTN\_LINK\_REG\_STK0<0:3> and the operation signal +PUSH\_RTN\_STACK\_LINK\_REG as a signal +SET\_RTN\_LINK\_REG\_STK1<0:3>. This signal represents  
20       the register number set in the second entry of the link stack 33. In the push operation, this number matches the register number stored in the top entry of the link stack 33.

Fig. 13 shows latch circuits storing a register  
25       number within the link stack 33. In this figure, an

input signal `-PUSH_POP_RTN_LINK_REG_STK` becomes a logic "1" upon termination of the push or the pop operation.

When the signal `-PUSH_POP_RTN_LINK_REG_STK` becomes a logic "1", the registration of the register numbers to these entries is terminated, and the registered register numbers are held until this signal becomes a logic "0".

correspondence between a call and a return.

Accordingly, if such an event (instruction, interrupt, etc.) occurs, all of the entries of the link stack 33 and the return address stack 35 are cleared and the stored information are invalidated at the time of the execution of the instruction or the interrupt.

Fig. 14 shows an invalidating circuit within the branch predicting mechanism 22. In this figure, an input signal +MICRO\_PURGE\_RTN\_ADRS\_STK is a signal which clears the entries of the link stack 33 and the return address stack 35. This signal becomes a logic "1" when an instruction or an interrupt, which can possibly cause an improper correspondence between a call and a return, occurs.

A NOR circuit 131 outputs the negation of the logical sum of the operation signals +PUSH\_RTN\_STACK\_LINK\_REG and +POP\_RTN\_STACK\_LINK\_REG, which are shown in Fig. 12, and a signal +MICRO\_PURGE\_RTN\_ADRS\_STK as the signal -PUSH\_POP\_RTN\_LINK\_REG\_STK shown in Fig. 13.

Accordingly, if the signal +MICRO\_PURGE\_ADRS\_STK becomes a logic "1", the signal -PUSH\_POP\_RTN\_LINK\_REG\_STK becomes a logic "0", so that the register numbers stored by the latch

circuits 121 and 122 shown in Fig. 13 are cleared.

Furthermore, when an instruction equivalent to a subroutine return, which does not return to a return destination corresponding to a subroutine call, that is, the instruction address immediately succeeding an instruction equivalent to a subroutine call, is recognized, a flag indicating that the return destination of the instruction equivalent to the subroutine return differs can be set in the branch history 34.

Fig. 15 shows the circuit generating such a flag in the RSBR 36. In this figure, an input signal +D\_BC becomes a logic "1" when an operation code "bc" is detected by the decoder 23. An input signal -D\_DISP\_EQ\_0 becomes a logic "1" if the displacement specified by an instruction is not "0".

Additionally, input signals +D\_BR\_EQ\_E and +D\_XR\_EQ\_E become a logic "1" respectively when the numbers of base and index registers specified by instructions are "14". These signals are output from the decoder 23 to the RSBR 36.

An OR circuit 141 outputs the signal representing the logical sum of the signals +D\_BR\_EQ\_E and +D\_XR\_EQ\_E. An AND circuit 142 outputs the logical product of the signals +D\_BC and -



D\_DISP\_EQ\_0, and the output signal of the OR circuit 141 as a signal +D\_BC\_GIDDY\_RTN.

A latch circuit 143 latches the signal +D\_BC\_GIDDY\_RTN from the OR circuit 141, and outputs the latched signal as a signal +RSBR\_BC\_GIDDY\_RTN. This signal is held by the latch circuit 143 while the corresponding RSBR 36 is valid, and is used as a flag indicating that the return destination of an instruction equivalent to a subroutine return differs.

This flag +RSBR\_BC\_GIDDY\_RTN is transmitted to the branch predicting mechanism 22 as a signal +BRHIS\_UPDATE\_BC\_GIDDY\_RTN, and is set in a flag GIDDY RTN in the entry of the branch history 34 as shown in Fig. 16.

The entry in the branch history 34 shown in Fig. 16 stores a branch instruction address IAR, a branch destination address TIAR, and flags CALL and RTN in addition to the flag GIDDY RTN. The flags CALL and RTN respectively correspond to a subroutine call flag and a subroutine return flag.

For example, if a branch instruction "bc m. d(14)" the displacement of which is not "0" is decoded, the signal +D\_BC\_GIDDY\_RTN becomes a logic "1", so that the flag +RSBR\_BC\_GIDDY\_RTN is set.

Accordingly, when this branch instruction is registered to the branch history 34, a logic "1" is stored in the corresponding flag GIDDY RTN.

5 If this flag GIDDY RTN is set at the time of the branch prediction made by the predicting circuit 31, the return address stack 35 performs a pop operation similar to that at the time of the prediction of a return instruction. However, the predicting circuit 31 outputs not the branch destination address popped  
10 from the return address stack 35, but the branch destination address registered to the branch history 34 as a predicted branch destination address. Accordingly, the instruction at the branch destination predicted by the branch history 34 is  
15 fetched, and the result of the prediction made by the return address stack 35 is discarded.

In the above described preferred embodiment, by making a comparison between the number of the link register registered to the link stack 33 and that of  
20 the branch destination address register in an executed instruction (or an instruction to be executed), whether or not this instruction is an instruction equivalent to a subroutine return is determined. As another preferred embodiment other  
25 than the above described one, a similar determination

may be made by making a comparison between the return address registered to the return address stack 35 and the branch destination address of an executed instruction (or an instruction to be executed) without using the link stack 33.

With this method, when an instruction equivalent to a return, which does not return to the instruction immediately succeeding the corresponding call instruction, such as the above described bc instruction, etc., appears, the correspondence of a call/return pair to be recognized becomes improper, so that the performance inherent in the return address stack 35 is not fully utilized. However, this method has an advantage that there is no need to newly arrange the link stack 33.

Fig. 17 shows the circuit which makes such a determination within the branch predicting mechanism 22. In this figure, a signal +BRHIS\_UPDATE\_TIAR represents the branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return, and is transmitted from the RSBR 36.

A comparing circuit 151 makes a comparison between this signal +BRHIS\_UPDATE\_TIAR and the top entry (entry 0) of the return address stack 35, and

09533042-032200

outputs the signal of the logic "0" if they match. Here, the return address stack 35 is illustrated as a stack having "n" stages. An AND circuit 152 outputs the logical product of the signal  
5 +BRHIS\_UPDATE\_SUBROUTINE\_RTN in Fig. 5 and the output signal of the comparing circuit 151 as the signal +BR\_COMP\_SUBROUTINE\_RTN shown in Fig. 12.

The determining circuit shown in Fig. 17 can possibly be a substitute for the determining circuit  
10 for an instruction equivalent to a subroutine return, which is shown in Fig. 11, and can generate a subroutine return flag without referencing the entries of the link stack 33. Accordingly, the link stack 33 becomes unnecessary in this case.

15 In the above described preferred embodiments, the link stack 33 and the return address stack 35 are mainly assumed to be stacks having two stages. However, a similar control can be performed also when stacks having an arbitrary number of stages are used.  
20 Furthermore, a subroutine call/return instruction pair can be recognized by comparing arbitrary information specifying the return address of a subroutine, except for a register number or an instruction address.

25 According to the present invention, a correct

- subroutine call/return instruction pair can be dynamically extracted in an information processing device having a branch predicting mechanism such as a return address stack, etc. Accordingly, an improper
- 5 correspondence of a call/return pair in the branch predicting mechanism can be prevented, thereby improving the accuracy of the branch prediction of an instruction equivalent to a subroutine return.

What is claimed is:

1. A branch predicting device, comprising:

5 a storing circuit storing information specifying  
a return address of a subroutine when an instruction  
equivalent to a subroutine call is detected;

10 a comparing circuit making a comparison between  
information specifying a branch destination address  
of an instruction which can possibly be an  
instruction equivalent to a subroutine return and the  
information specifying the return address stored in  
said storing circuit, and outputting a result of the  
comparison, when the instruction which can possibly  
be the instruction equivalent to the subroutine  
15 return is detected; and

an identifying circuit identifying an  
instruction equivalent to a subroutine return, which  
corresponds to the instruction equivalent to the  
subroutine call, based on the result of the  
20 comparison.

2. The branch predicting device according to  
claim 1, wherein

25 said storing circuit stores a register number of  
a link register, which is specified by the

09533047-03220

instruction equivalent to the subroutine call, as the information specifying the return address.

3. The branch predicting device according to claim 1, wherein

said storing circuit stores the return address of the subroutine as the information specifying the return address.

4. A branch predicting device, comprising:

a stack circuit storing information specifying a return address of a subroutine;

a push circuit pushing the information specifying the return address onto said stack circuit, when an instruction equivalent to a subroutine call is detected;

a comparing circuit making a comparison between information specifying a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the information specifying the return address stored in a top entry of said stack circuit, and outputting a result of the comparison, when the instruction which can possibly be the instruction equivalent to the subroutine return is detected; and

00533042-002200

an identifying circuit identifying an instruction equivalent to a subroutine return, which corresponds to the instruction equivalent to the subroutine call, based on the result of the comparison.

5. The branch predicting device according to claim 4, wherein:

said push circuit pushes a register number of a link register, which is specified by the instruction equivalent to the subroutine call, onto said stack circuit as the information specifying the return address;

said comparing circuit makes a comparison between a register number of a branch destination address register, which is specified by the instruction which can possibly be the instruction equivalent to the subroutine return, and a register number stored in the top entry of said stack circuit; and

said identifying circuit identifies the instruction which can possibly be the instruction equivalent to the subroutine return as the instruction equivalent to the subroutine return when the compared register numbers match.



6. The branch predicting device according to claim 5, wherein

5 said identifying circuit identifies the instruction which can possibly be the instruction equivalent to the subroutine return as the instruction equivalent to the subroutine return regardless of the result of the comparison, if the register number of the branch destination address register corresponds to a particular register.

10

7. The branch predicting device according to claim 5, wherein

15 said push circuit does not push the register number of the link register onto said stack circuit if the register number of the link register corresponds to a particular register.

8. The branch predicting device according to claim 4, further comprising

20 a pop circuit popping said stack circuit when said identifying circuit identifies the instruction which can possibly be the instruction equivalent to the subroutine return as the instruction equivalent to the subroutine return, and a branch by the  
25 instruction equivalent to the subroutine return is

09533042-03220

taken.

9. The branch predicting device according to claim 1, further comprising

5 a predicting circuit storing branch history information for a branch prediction, wherein

said comparing circuit makes the comparison between the information specifying the branch destination address and the information specifying the return address, when the branch history information is registered to said predicting circuit.

10. The branch predicting device according to claim 1, further comprising

15 a circuit invalidating the information stored in said storing circuit when an event which causes a correspondence between a subroutine call and a subroutine return to be improper.

20 11. The branch predicting device according to claim 1, further comprising:

a predicting circuit storing branch history information for a branch prediction; and

25 a setting circuit setting in said predicting circuit a flag indicating that a return destination

09533042:032200

of a detected instruction equivalent to a subroutine return differs, when an instruction equivalent to a subroutine return, which does not return to an instruction address immediately succeeding the instruction equivalent to the subroutine call, is detected.

12. The branch predicting device according to claim 11, wherein

10       said predicting circuit comprises a return address stack circuit storing the return address of the subroutine, pops said return address stack circuit if the flag is recognized at the time of a branch prediction, and does not use a popped return

15       address as a predicted branch destination.

13. The branch predicting device according to claim 1, further comprising:

      a predicting circuit storing branch history

20       information for a branch prediction; and

      a circuit performing a control such that a predetermined flag is set when an instruction equivalent to a subroutine call, which is unregistered to said predicting circuit, is detected,

25       the predetermined flag is reset when an instruction

equivalent to a subroutine return, which corresponds to the unregistered instruction equivalent to the subroutine call, is detected, and the instruction equivalent to the subroutine return corresponding to the unregistered instruction is not identified as an instruction equivalent to a subroutine return in said predicting circuit.

14. A branch predicting device, comprising:
- 10 a return address stack circuit storing a return address of a subroutine when an instruction equivalent to a subroutine call is detected;
  - a comparing circuit making a comparison between a branch destination address of an instruction which
  - 15 can possibly be an instruction equivalent to a subroutine return, and the return address stored in said return address stack circuit, and outputting a result of the comparison, when the instruction which can possibly be the instruction equivalent to the
  - 20 subroutine return is detected; and
  - an identifying circuit identifying an instruction equivalent to a subroutine return, which corresponds to the instruction equivalent to the subroutine call, based on the result of the
  - 25 comparison.

09533042:032200

15. A branch predicting method, comprising:

registering information specifying a return address of a subroutine when an instruction equivalent to a subroutine call is detected;

5 making a comparison between information specifying a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the registered information specifying the return address, when the  
10 instruction which can possibly be the instruction equivalent to the subroutine return is detected;

identifying the instruction which can possibly be the instruction equivalent to the subroutine return as an instruction equivalent to a subroutine  
15 return, which corresponds to the instruction equivalent to the subroutine call, if the information specifying the branch destination address and the information specifying the return address match;

identifying the instruction which can possibly  
20 be the instruction equivalent to the subroutine return not as the instruction equivalent to the subroutine return, which corresponds to the instruction equivalent to the subroutine call, if the information specifying the branch destination address  
25 and the information specifying the return address do

not match; and

making a branch prediction by using an identification result.

5 16. A branch predicting device, comprising:

storing means for storing information specifying a return address of a subroutine when an instruction equivalent to a subroutine call is detected;

10 comparing means for making a comparison between information specifying a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the information specifying the return address stored in said storing means, and for outputting a result of  
15 the comparison, when the instruction which can possibly be the instruction equivalent to the subroutine return is detected; and

identifying means for identifying an instruction equivalent to a subroutine return, which corresponds  
20 to the instruction equivalent to the subroutine call, based on the result of the comparison.

17. A branch predicting device, comprising:

stack means for storing information specifying  
25 a return address of a subroutine;

00220 240250

push means for pushing the information specifying the return address onto said stack means, when an instruction equivalent to a subroutine call is detected;

5        comparing means for making a comparison between information specifying a branch destination address of an instruction which can possibly be an instruction equivalent to a subroutine return and the information specifying the return address stored in  
10       a top entry of said stack means, and for outputting a result of the comparison, when the instruction which can possibly be the instruction equivalent to the subroutine return is detected; and

15       identifying means for identifying an instruction equivalent to a subroutine return, which corresponds to the instruction equivalent to the subroutine call, based on the result of the comparison.

18. A branch predicting device, comprising:

20       return address stack means for storing a return address of a subroutine when an instruction equivalent to a subroutine call is detected;

25       comparing means for making a comparison between a branch destination address of an instruction which can possibly be an instruction equivalent to a

09533042-032200

subroutine return, and the return address stored in said return address stack means, and for outputting a result of the comparison, when the instruction which can possibly be the instruction equivalent to the subroutine return is detected; and

identifying means for identifying an instruction equivalent to a subroutine return, which corresponds to the instruction equivalent to the subroutine call, based on the result of the comparison.

00223042-032200



**Abstract of the Disclosure**

A register number of a link register, which is specified by an instruction equivalent to a  
5 subroutine call, is registered. The number of a branch destination register in a branch instruction which can possibly be an instruction equivalent to a subroutine return is compared with the registered register number. If they match, this branch  
10 instruction is identified as an instruction equivalent to a subroutine return.

09533042-032200







FIG. 2A



F I G. 2 B




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14






FIG. 15




FIG. 16




FIG. 17

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Declaration and Power of Attorney For Patent Application

### 特許出願宣言書及び委任状

### Japanese Language Declaration

### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare: that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DEVICE PREDICTING A BRANCH OF AN

INSTRUCTION EQUIVALENT TO A SUBROUTINE  
RETURN AND A METHOD THEREOF

上記発明の明細書（下記の欄でxがはいついていない場合は、本意に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
（該当する場合） \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Page 1 of 1

Burdett Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231.

# Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一ヶ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

## Prior Foreign Application(s)

外国での先行出願

11-276221

(Number)

(番号)

Japan

(Country)

(国名)

(Number)

(番号)

(Country)

(国名)

私、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)項に基づき権利をここに主張します。また、本出願の発明事項の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までで期間中に入らなかった、連邦規則法典第37編1.156項で規定された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は、私自身の知識に基づいて本宣言書で私が行なう表明が真実であり、かつ私の入手した情報と私の信じていることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365 (a) of any foreign application(s) for patent or inventor's certificate, or 365 (a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed.

## Priority Not Claimed

優先権主張なし

29th/September/1999

(Day/Month/Year Filed)

(出願年月日)

(Day/Month/Year Filed)

(出願年月日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)

(出願番号)

(Filing Date)

(出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の  
 手続を米特許商標局に対して遂行する弁護士または代理人  
 として、下記の書を書かいたします。(弁護士、または代理人  
 の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint  
 the following attorney(s) and/or agent(s) to prosecute this  
 application and transact all business in the Patent and Trademark  
 Office connected therewith (list name and registration number)

James D. Halsey, Jr., 22,729; Harry John Staas, 22,010; David M. Fischer, 25,908; John C. Garvey, 28,607; J. Randall Beckers,  
 30,358; William F. Herbert, 31,024; Richard A. Golhofer, 31,106; Mark J. Henry, 36,162; Gene M. Garner II, 34,172; Michael D.  
 Stein, 37,240; Paul I. Kravetz, 35,230; Gerald P. Joyce, III, 37,648; Todd E. Marlette, 35,269; Harlan B. Williams, Jr., 34,756;  
 George N. Stevens, 36,938; Michael C. Soldner, 41,455; Norman L. Ourada, 41,235; Kevin R. Spivak, P-43,148; and William M.  
 Schertler, 35,348 (agent)

寄附送付先

Send Correspondence to:

STAAS & HALSEY  
 700 Eleventh Street, N.W.  
 Suite 500  
 Washington, D.C. 20001

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

STAAS & HALSEY  
 (202) 434-1500

唯一または第一発明者名		Full name of sole or first inventor	
Ryuichi SUNAYAMA			
発明者の署名	日付	Inventor's signature	Date
		<i>Ryuichi Sunayama</i>	March 1, 2000
住所		Residence	
		Kanagawa, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		c/o FUJITSU LIMITED, 1-1, Kamikodanaka	
		4-chome, Nakahara-ku, Kawasaki-shi,	
		Kanagawa 211-8588, Japan	
第二共同発明者		Full name of second joint inventor, if any	
Masaki UKAI			
第二共同発明者	日付	Second inventor's signature	Date
		<i>Masaki Ukai</i>	March 1, 2000
住所		Residence	
		Kanagawa, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		c/o FUJITSU LIMITED, 1-1, Kamikodanaka	
		4-chome, Nakahara-ku, Kawasaki-shi,	
		Kanagawa 211-8588, Japan	

(第三以降の共同発明者についても同様に記載し、署名をす  
 ること)

(Supply similar information and signature for third and subsequent  
 joint inventors.)

第三共同発明者	Full name of third joint inventor, if any <u>Aiichiro INOUE</u>		
第三共同発明者	日付	Third inventor's signature <u>Aiichiro Inoue</u>	Date March 1, 2000
住 所	Residence Kanagawa, Japan		
国 籍	Citizenship Japan		
私書箱	Post Office Address c/o FUJITSU LIMITED, 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588, Japan		
第四共同発明者	Full name of fourth joint inventor, if any		
第四共同発明者	日付	Fourth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		

第五共同発明者	Full name of fifth joint inventor, if any		
第五共同発明者	日付	Fifth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		
第六共同発明者	Full name of sixth joint inventor, if any		
第六共同発明者	日付	Sixth inventor's signature	Date
住 所	Residence		
国 籍	Citizenship		
私書箱	Post Office Address		

(第七以降の共同発明者についても同様に  
記載し、署名をすること)

(Supply similar information and signature for  
seventh and subsequent joint inventors.)